A hierarchical vision processing architecture oriented to 3D integration of smart camera chips

Ricardo Carmona-Galán, Ákos Zarándy, Csaba Rekeczky, Péter Földesy, Alberto Rodríguez-Pérez, Carlos Domínguez-Matas, Jorge Fernández-Berni, Gustavo Liñán-Cembrano, Belén Pérez-Verdú, Zoltán Kárász, Manuel Suárez-Cambre, Victor Brea-Sánchez, Tamás Roska, Ángel Rodríguez-Vázquez

Research output: Article

6 Citations (Scopus)

Abstract

This paper introduces a vision processing architecture that is directly mappable on a 3D chip integration technology. Due to the aggregated nature of the information contained in the visual stimulus, adapted architectures are more efficient than conventional processing schemes. Given the relatively minor importance of the value of an isolated pixel, converting every one of them to digital prior to any processing is inefficient. Instead of this, our system relies on focal-plane image filtering and key point detection for feature extraction. The originally large amount of data representing the image is now reduced to a smaller number of abstracted entities, simplifying the operation of the subsequent digital processor. There are certain limitations to the implementation of such hierarchical scheme. The incorporation of processing elements close to the photo-sensing devices in a planar technology has a negative influence in the fill factor, pixel pitch and image size. It therefore affects the sensitivity and spatial resolution of the image sensor. A fundamental tradeoff needs to be solved. The larger the amount of processing conveyed to the sensor plane, the larger the pixel pitch. On the contrary, using a smaller pixel pitch sends more processing circuitry to the periphery of the sensor and tightens the data bottleneck between the sensor plane and the memory plane. 3D integration technologies with a high density of through-silicon-vias can help overcome these limitations. Vertical integration of the sensor plane and the processing and memory planes with a fully parallel connection eliminates data bottlenecks without compromising fill factor and pixel pitch. A case study is presented: a smart vision chip designed on a 3D integration technology provided by MIT Lincoln Labs, whose base process is 0.15 μm FD-SOI. Simulation results advance performance improvements with respect to the state-of-the-art in smart vision chips.

Original languageEnglish
Pages (from-to)908-919
Number of pages12
JournalJournal of Systems Architecture
Volume59
Issue number10 PART A
DOIs
Publication statusPublished - jan. 1 2013

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A hierarchical vision processing architecture oriented to 3D integration of smart camera chips'. Together they form a unique fingerprint.

  • Cite this

    Carmona-Galán, R., Zarándy, Á., Rekeczky, C., Földesy, P., Rodríguez-Pérez, A., Domínguez-Matas, C., Fernández-Berni, J., Liñán-Cembrano, G., Pérez-Verdú, B., Kárász, Z., Suárez-Cambre, M., Brea-Sánchez, V., Roska, T., & Rodríguez-Vázquez, Á. (2013). A hierarchical vision processing architecture oriented to 3D integration of smart camera chips. Journal of Systems Architecture, 59(10 PART A), 908-919. https://doi.org/10.1016/j.sysarc.2013.03.002