Frequency synthesizers using digital frequency dividers can be analysed as sampled data control systems. By giving circuit models for the different types of phase detectors the theoretical limitations of the frequency switching time are given. Possible false lock mechanisms due to the sampled type operation are investigated.
|Title of host publication||Unknown Host Publication Title|
|Number of pages||4|
|Publication status||Published - Dec 1 1985|
ASJC Scopus subject areas