Studying the influence of chip temperatures on timing integrity

András Timár, M. Rencz

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Thermal (side-)effects can detrimentally influence operation of integrated circuits. The increase of temperature changes the devices' characteristics and may result in timing integrity issues. In extreme cases the increased delays can foil correct operation of the circuit. This paper presents a methodology as well as a tool to address timing integrity errors caused by thermal effects. The methodology presented shows how the thermal distribution map on the IC surface can be used to calculate device delay changes during logic simulation. A software tool called CellTherm developed in the Department of Electron Devices, BME, Hungary is also briefly presented in this paper. With the help of the software, logic simulations of digital integrated circuits can be back-annotated with temperature-dependent delays during the running simulation.

Original languageEnglish
Title of host publicationLATW 2011 - 12th IEEE Latin-American Test Workshop
DOIs
Publication statusPublished - 2011
Event12th IEEE Latin-American Test Workshop, LATW 2011 - Porto de Galinhas, Brazil
Duration: Mar 27 2011Mar 30 2011

Other

Other12th IEEE Latin-American Test Workshop, LATW 2011
CountryBrazil
CityPorto de Galinhas
Period3/27/113/30/11

Fingerprint

Digital integrated circuits
Electron devices
Thermal effects
Metal foil
Integrated circuits
Temperature
Networks (circuits)
Hot Temperature

Keywords

  • delay back-annotation
  • electro-thermal simulation
  • temperature distribution
  • timing integrity

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Timár, A., & Rencz, M. (2011). Studying the influence of chip temperatures on timing integrity. In LATW 2011 - 12th IEEE Latin-American Test Workshop [5985920] https://doi.org/10.1109/LATW.2011.5985920

Studying the influence of chip temperatures on timing integrity. / Timár, András; Rencz, M.

LATW 2011 - 12th IEEE Latin-American Test Workshop. 2011. 5985920.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Timár, A & Rencz, M 2011, Studying the influence of chip temperatures on timing integrity. in LATW 2011 - 12th IEEE Latin-American Test Workshop., 5985920, 12th IEEE Latin-American Test Workshop, LATW 2011, Porto de Galinhas, Brazil, 3/27/11. https://doi.org/10.1109/LATW.2011.5985920
Timár A, Rencz M. Studying the influence of chip temperatures on timing integrity. In LATW 2011 - 12th IEEE Latin-American Test Workshop. 2011. 5985920 https://doi.org/10.1109/LATW.2011.5985920
Timár, András ; Rencz, M. / Studying the influence of chip temperatures on timing integrity. LATW 2011 - 12th IEEE Latin-American Test Workshop. 2011.
@inproceedings{4e140211b056498199a55b6ff1d26752,
title = "Studying the influence of chip temperatures on timing integrity",
abstract = "Thermal (side-)effects can detrimentally influence operation of integrated circuits. The increase of temperature changes the devices' characteristics and may result in timing integrity issues. In extreme cases the increased delays can foil correct operation of the circuit. This paper presents a methodology as well as a tool to address timing integrity errors caused by thermal effects. The methodology presented shows how the thermal distribution map on the IC surface can be used to calculate device delay changes during logic simulation. A software tool called CellTherm developed in the Department of Electron Devices, BME, Hungary is also briefly presented in this paper. With the help of the software, logic simulations of digital integrated circuits can be back-annotated with temperature-dependent delays during the running simulation.",
keywords = "delay back-annotation, electro-thermal simulation, temperature distribution, timing integrity",
author = "Andr{\'a}s Tim{\'a}r and M. Rencz",
year = "2011",
doi = "10.1109/LATW.2011.5985920",
language = "English",
isbn = "9781457714900",
booktitle = "LATW 2011 - 12th IEEE Latin-American Test Workshop",

}

TY - GEN

T1 - Studying the influence of chip temperatures on timing integrity

AU - Timár, András

AU - Rencz, M.

PY - 2011

Y1 - 2011

N2 - Thermal (side-)effects can detrimentally influence operation of integrated circuits. The increase of temperature changes the devices' characteristics and may result in timing integrity issues. In extreme cases the increased delays can foil correct operation of the circuit. This paper presents a methodology as well as a tool to address timing integrity errors caused by thermal effects. The methodology presented shows how the thermal distribution map on the IC surface can be used to calculate device delay changes during logic simulation. A software tool called CellTherm developed in the Department of Electron Devices, BME, Hungary is also briefly presented in this paper. With the help of the software, logic simulations of digital integrated circuits can be back-annotated with temperature-dependent delays during the running simulation.

AB - Thermal (side-)effects can detrimentally influence operation of integrated circuits. The increase of temperature changes the devices' characteristics and may result in timing integrity issues. In extreme cases the increased delays can foil correct operation of the circuit. This paper presents a methodology as well as a tool to address timing integrity errors caused by thermal effects. The methodology presented shows how the thermal distribution map on the IC surface can be used to calculate device delay changes during logic simulation. A software tool called CellTherm developed in the Department of Electron Devices, BME, Hungary is also briefly presented in this paper. With the help of the software, logic simulations of digital integrated circuits can be back-annotated with temperature-dependent delays during the running simulation.

KW - delay back-annotation

KW - electro-thermal simulation

KW - temperature distribution

KW - timing integrity

UR - http://www.scopus.com/inward/record.url?scp=80052628646&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052628646&partnerID=8YFLogxK

U2 - 10.1109/LATW.2011.5985920

DO - 10.1109/LATW.2011.5985920

M3 - Conference contribution

AN - SCOPUS:80052628646

SN - 9781457714900

BT - LATW 2011 - 12th IEEE Latin-American Test Workshop

ER -