Simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects

Gergely Nagy, Andras Poppe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

This paper presents a simulation framework that considers the self-heating of digital blocks and thus helps designers, verification engineers and test engineers to predict or detect thermally sensitive regions and possible signal integrity issues in complex digital designs.

Original languageEnglish
Title of host publicationLATW 2012 - 13th IEEE Latin American Test Workshop
DOIs
Publication statusPublished - Oct 5 2012
Event13th IEEE Latin American Test Workshop, LATW 2012 - Quito, Ecuador
Duration: Apr 10 2012Apr 13 2012

Publication series

NameLATW 2012 - 13th IEEE Latin American Test Workshop

Other

Other13th IEEE Latin American Test Workshop, LATW 2012
CountryEcuador
CityQuito
Period4/10/124/13/12

Keywords

  • design for testing
  • electro-thermal simulation
  • logi-thermal simulation
  • multilevel simulation

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'Simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects'. Together they form a unique fingerprint.

  • Cite this

    Nagy, G., & Poppe, A. (2012). Simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects. In LATW 2012 - 13th IEEE Latin American Test Workshop [6261250] (LATW 2012 - 13th IEEE Latin American Test Workshop). https://doi.org/10.1109/LATW.2012.6261250