Scalable, Low-Noise Architecture for Integrated Terahertz Imagers

Domonkos Gergelyi, Péter Földesy, Ákos Zarándy

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

We propose a scalable, low-noise imager architecture for terahertz recordings that helps to build large-scale integrated arrays from any field-effect transistor (FET)- or HEMT-based terahertz detector. It enhances the signal-to-noise ratio (SNR) by inherently enabling complex sampling schemes. The distinguishing feature of the architecture is the serially connected detectors with electronically controllable photoresponse. We show that this architecture facilitate room temperature imaging by decreasing the low-noise amplifier (LNA) noise to one-sixteenth of a non-serial sensor while also reducing the number of multiplexed signals in the same proportion. The serially coupled architecture can be combined with the existing read-out circuit organizations to create high-resolution, coarse-grain sensor arrays. Besides, it adds the capability to suppress overall noise with increasing array size. The theoretical considerations are proven on a 4 by 4 detector array manufactured on 180 nm feature sized standard CMOS technology. The detector array is integrated with a low-noise AC-coupled amplifier of 40 dB gain and has a resonant peak at 460 GHz with 200 kV/W overall sensitivity.

Original languageEnglish
Pages (from-to)520-536
Number of pages17
JournalJournal of Infrared, Millimeter, and Terahertz Waves
Volume36
Issue number6
DOIs
Publication statusPublished - Jun 1 2015

    Fingerprint

Keywords

  • CMOS-based terahertz detector
  • Compressed sensing
  • FET
  • HEMT
  • Imaging
  • Integrated sensor architecture
  • Low noise
  • Scalable

ASJC Scopus subject areas

  • Radiation
  • Instrumentation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this