Programmable analog VLSI CNN chip with local digital logic

K. Halonen, V. Porra, T. Roska, L. Chua

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A new integrated circuit cellular neural network (CNN) implementation having digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell providing a simple dual (analog and digital) computing structure. The variable-gain operational transconductance amplifiers (OTAs) are used as the voltage controlled current sources to program the template element values. This analog array processor can be applied to solve problems with a sequence of different templates. A 4-by-4 CNN circuit is realized using the 2-μm analog CMOS process. To test the circuit a general purpose control system was designed with the microcomputer interface.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherPubl by IEEE
Pages1291-1294
Number of pages4
Volume2
Publication statusPublished - 1991
Event1991 IEEE International Symposium on Circuits and Systems Part 4 (of 5) - Singapore, Singapore
Duration: Jun 11 1991Jun 14 1991

Other

Other1991 IEEE International Symposium on Circuits and Systems Part 4 (of 5)
CitySingapore, Singapore
Period6/11/916/14/91

Fingerprint

Cellular neural networks
Networks (circuits)
Operational amplifiers
Parallel processing systems
Microcomputers
Interfaces (computer)
Integrated circuits
Control systems
Data storage equipment
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Halonen, K., Porra, V., Roska, T., & Chua, L. (1991). Programmable analog VLSI CNN chip with local digital logic. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 2, pp. 1291-1294). Publ by IEEE.

Programmable analog VLSI CNN chip with local digital logic. / Halonen, K.; Porra, V.; Roska, T.; Chua, L.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2 Publ by IEEE, 1991. p. 1291-1294.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Halonen, K, Porra, V, Roska, T & Chua, L 1991, Programmable analog VLSI CNN chip with local digital logic. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 2, Publ by IEEE, pp. 1291-1294, 1991 IEEE International Symposium on Circuits and Systems Part 4 (of 5), Singapore, Singapore, 6/11/91.
Halonen K, Porra V, Roska T, Chua L. Programmable analog VLSI CNN chip with local digital logic. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2. Publ by IEEE. 1991. p. 1291-1294
Halonen, K. ; Porra, V. ; Roska, T. ; Chua, L. / Programmable analog VLSI CNN chip with local digital logic. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2 Publ by IEEE, 1991. pp. 1291-1294
@inproceedings{ec2ca53b2d5d452fba75b35c314677b7,
title = "Programmable analog VLSI CNN chip with local digital logic",
abstract = "A new integrated circuit cellular neural network (CNN) implementation having digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell providing a simple dual (analog and digital) computing structure. The variable-gain operational transconductance amplifiers (OTAs) are used as the voltage controlled current sources to program the template element values. This analog array processor can be applied to solve problems with a sequence of different templates. A 4-by-4 CNN circuit is realized using the 2-μm analog CMOS process. To test the circuit a general purpose control system was designed with the microcomputer interface.",
author = "K. Halonen and V. Porra and T. Roska and L. Chua",
year = "1991",
language = "English",
volume = "2",
pages = "1291--1294",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Programmable analog VLSI CNN chip with local digital logic

AU - Halonen, K.

AU - Porra, V.

AU - Roska, T.

AU - Chua, L.

PY - 1991

Y1 - 1991

N2 - A new integrated circuit cellular neural network (CNN) implementation having digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell providing a simple dual (analog and digital) computing structure. The variable-gain operational transconductance amplifiers (OTAs) are used as the voltage controlled current sources to program the template element values. This analog array processor can be applied to solve problems with a sequence of different templates. A 4-by-4 CNN circuit is realized using the 2-μm analog CMOS process. To test the circuit a general purpose control system was designed with the microcomputer interface.

AB - A new integrated circuit cellular neural network (CNN) implementation having digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell providing a simple dual (analog and digital) computing structure. The variable-gain operational transconductance amplifiers (OTAs) are used as the voltage controlled current sources to program the template element values. This analog array processor can be applied to solve problems with a sequence of different templates. A 4-by-4 CNN circuit is realized using the 2-μm analog CMOS process. To test the circuit a general purpose control system was designed with the microcomputer interface.

UR - http://www.scopus.com/inward/record.url?scp=0026307050&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026307050&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026307050

VL - 2

SP - 1291

EP - 1294

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Publ by IEEE

ER -