Phenomenological model of false lock in the sampling phase-locked loop

Bela A. Frigyik, G. Kolumbán

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In addition to the stable fixed point which should be achieved under steady-state conditions, the sampling phase-locked loop (SPLL) implemented with a loop filter has another stable attractor in which an unwanted periodic solution, called false lock, develops in the loop. After the acquisition process, the SPLL either reaches the desired fixed point or gets into false lock, depending on the initial conditions. In every implemented circuit, the development of false lock has to be prevented. Although the false lock problem was reported earlier, an exact model to describe the behavior of SPLL in false lock has not yet been published. This paper propose a phenomenological model to explain why the false lock can develop and to describe the operation of SPLL in false lock.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
Volume5
Publication statusPublished - 2000
EventProceedings of the IEEE 2000 Internaitonal Symposium on Circuits and Systems - Geneva, Switz
Duration: May 28 2000May 31 2000

Other

OtherProceedings of the IEEE 2000 Internaitonal Symposium on Circuits and Systems
CityGeneva, Switz
Period5/28/005/31/00

Fingerprint

Phase locked loops
Sampling
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Frigyik, B. A., & Kolumbán, G. (2000). Phenomenological model of false lock in the sampling phase-locked loop. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 5). IEEE.

Phenomenological model of false lock in the sampling phase-locked loop. / Frigyik, Bela A.; Kolumbán, G.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 5 IEEE, 2000.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Frigyik, BA & Kolumbán, G 2000, Phenomenological model of false lock in the sampling phase-locked loop. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 5, IEEE, Proceedings of the IEEE 2000 Internaitonal Symposium on Circuits and Systems, Geneva, Switz, 5/28/00.
Frigyik BA, Kolumbán G. Phenomenological model of false lock in the sampling phase-locked loop. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 5. IEEE. 2000
Frigyik, Bela A. ; Kolumbán, G. / Phenomenological model of false lock in the sampling phase-locked loop. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 5 IEEE, 2000.
@inproceedings{9e22e89f1773437f84b932b516ff68ab,
title = "Phenomenological model of false lock in the sampling phase-locked loop",
abstract = "In addition to the stable fixed point which should be achieved under steady-state conditions, the sampling phase-locked loop (SPLL) implemented with a loop filter has another stable attractor in which an unwanted periodic solution, called false lock, develops in the loop. After the acquisition process, the SPLL either reaches the desired fixed point or gets into false lock, depending on the initial conditions. In every implemented circuit, the development of false lock has to be prevented. Although the false lock problem was reported earlier, an exact model to describe the behavior of SPLL in false lock has not yet been published. This paper propose a phenomenological model to explain why the false lock can develop and to describe the operation of SPLL in false lock.",
author = "Frigyik, {Bela A.} and G. Kolumb{\'a}n",
year = "2000",
language = "English",
volume = "5",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",

}

TY - GEN

T1 - Phenomenological model of false lock in the sampling phase-locked loop

AU - Frigyik, Bela A.

AU - Kolumbán, G.

PY - 2000

Y1 - 2000

N2 - In addition to the stable fixed point which should be achieved under steady-state conditions, the sampling phase-locked loop (SPLL) implemented with a loop filter has another stable attractor in which an unwanted periodic solution, called false lock, develops in the loop. After the acquisition process, the SPLL either reaches the desired fixed point or gets into false lock, depending on the initial conditions. In every implemented circuit, the development of false lock has to be prevented. Although the false lock problem was reported earlier, an exact model to describe the behavior of SPLL in false lock has not yet been published. This paper propose a phenomenological model to explain why the false lock can develop and to describe the operation of SPLL in false lock.

AB - In addition to the stable fixed point which should be achieved under steady-state conditions, the sampling phase-locked loop (SPLL) implemented with a loop filter has another stable attractor in which an unwanted periodic solution, called false lock, develops in the loop. After the acquisition process, the SPLL either reaches the desired fixed point or gets into false lock, depending on the initial conditions. In every implemented circuit, the development of false lock has to be prevented. Although the false lock problem was reported earlier, an exact model to describe the behavior of SPLL in false lock has not yet been published. This paper propose a phenomenological model to explain why the false lock can develop and to describe the operation of SPLL in false lock.

UR - http://www.scopus.com/inward/record.url?scp=0033701992&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033701992&partnerID=8YFLogxK

M3 - Conference contribution

VL - 5

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

ER -