Per-pixel integration time controlled image sensor

A. Zarándy, Péter Földesy, T. Roska

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

A per-pixel integration time controlled CMOS image sensor is presented. The main advantage of the device is that it converts high dynamic range scenes to regular dynamic range (8 bits) images on the focal plane. This is achieved by pixel level integration time control. The classic 3 transistor Active Pixel Sensor (APS) architecture has been extended by a one bit latch, which controls a shutter switch. The content of the shutter latch (shutter map) is permanently updated in the entire sensor during the integration time from an external source. The shutter map is calculated by a biologically motivated adaptation algorithm.

Original languageEnglish
Title of host publicationProceedings of the 2005 European Conference on Circuit Theory and Design
Pages149-152
Number of pages4
Volume3
DOIs
Publication statusPublished - 2005
Event2005 European Conference on Circuit Theory and Design - Cork, Ireland
Duration: Aug 28 2005Sep 2 2005

Other

Other2005 European Conference on Circuit Theory and Design
CountryIreland
CityCork
Period8/28/059/2/05

Fingerprint

Image sensors
Pixels
Sensors
Transistors
Switches

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Zarándy, A., Földesy, P., & Roska, T. (2005). Per-pixel integration time controlled image sensor. In Proceedings of the 2005 European Conference on Circuit Theory and Design (Vol. 3, pp. 149-152). [1523082] https://doi.org/10.1109/ECCTD.2005.1523082

Per-pixel integration time controlled image sensor. / Zarándy, A.; Földesy, Péter; Roska, T.

Proceedings of the 2005 European Conference on Circuit Theory and Design. Vol. 3 2005. p. 149-152 1523082.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zarándy, A, Földesy, P & Roska, T 2005, Per-pixel integration time controlled image sensor. in Proceedings of the 2005 European Conference on Circuit Theory and Design. vol. 3, 1523082, pp. 149-152, 2005 European Conference on Circuit Theory and Design, Cork, Ireland, 8/28/05. https://doi.org/10.1109/ECCTD.2005.1523082
Zarándy A, Földesy P, Roska T. Per-pixel integration time controlled image sensor. In Proceedings of the 2005 European Conference on Circuit Theory and Design. Vol. 3. 2005. p. 149-152. 1523082 https://doi.org/10.1109/ECCTD.2005.1523082
Zarándy, A. ; Földesy, Péter ; Roska, T. / Per-pixel integration time controlled image sensor. Proceedings of the 2005 European Conference on Circuit Theory and Design. Vol. 3 2005. pp. 149-152
@inproceedings{9d47dbc6815b4f32864c6889733293f9,
title = "Per-pixel integration time controlled image sensor",
abstract = "A per-pixel integration time controlled CMOS image sensor is presented. The main advantage of the device is that it converts high dynamic range scenes to regular dynamic range (8 bits) images on the focal plane. This is achieved by pixel level integration time control. The classic 3 transistor Active Pixel Sensor (APS) architecture has been extended by a one bit latch, which controls a shutter switch. The content of the shutter latch (shutter map) is permanently updated in the entire sensor during the integration time from an external source. The shutter map is calculated by a biologically motivated adaptation algorithm.",
author = "A. Zar{\'a}ndy and P{\'e}ter F{\"o}ldesy and T. Roska",
year = "2005",
doi = "10.1109/ECCTD.2005.1523082",
language = "English",
isbn = "0780390660",
volume = "3",
pages = "149--152",
booktitle = "Proceedings of the 2005 European Conference on Circuit Theory and Design",

}

TY - GEN

T1 - Per-pixel integration time controlled image sensor

AU - Zarándy, A.

AU - Földesy, Péter

AU - Roska, T.

PY - 2005

Y1 - 2005

N2 - A per-pixel integration time controlled CMOS image sensor is presented. The main advantage of the device is that it converts high dynamic range scenes to regular dynamic range (8 bits) images on the focal plane. This is achieved by pixel level integration time control. The classic 3 transistor Active Pixel Sensor (APS) architecture has been extended by a one bit latch, which controls a shutter switch. The content of the shutter latch (shutter map) is permanently updated in the entire sensor during the integration time from an external source. The shutter map is calculated by a biologically motivated adaptation algorithm.

AB - A per-pixel integration time controlled CMOS image sensor is presented. The main advantage of the device is that it converts high dynamic range scenes to regular dynamic range (8 bits) images on the focal plane. This is achieved by pixel level integration time control. The classic 3 transistor Active Pixel Sensor (APS) architecture has been extended by a one bit latch, which controls a shutter switch. The content of the shutter latch (shutter map) is permanently updated in the entire sensor during the integration time from an external source. The shutter map is calculated by a biologically motivated adaptation algorithm.

UR - http://www.scopus.com/inward/record.url?scp=33749006890&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33749006890&partnerID=8YFLogxK

U2 - 10.1109/ECCTD.2005.1523082

DO - 10.1109/ECCTD.2005.1523082

M3 - Conference contribution

AN - SCOPUS:33749006890

SN - 0780390660

SN - 9780780390669

VL - 3

SP - 149

EP - 152

BT - Proceedings of the 2005 European Conference on Circuit Theory and Design

ER -