Multithreaded architecture for multimedia processing

Makoto Amamiya, Hiroshi Tomiyasu, Rin Ichiro Taniguchi, P. Kacsuk, Zsolt Németh

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A range of multithreaded architectures can be idealistic for multimedia applications. Such architectures may be a proper combination of different computing models. In this article, the design space of multithreaded architectures is introduced, and the Kyushu University Multimedia Processor on Datarol-II is described. It is also shown how a multithreaded architecture can be built in a short design cycle by using a commercial high-end microprocessor and easily programmable hardware devices.

Original languageEnglish
Pages (from-to)19-37
Number of pages19
JournalIntegrated Computer-Aided Engineering
Volume7
Issue number1
Publication statusPublished - 2000

Fingerprint

Multimedia
Processing
Microprocessor chips
Hardware
Multimedia Applications
Microprocessor
Cycle
Architecture
Computing
Range of data
Design
Model

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computational Theory and Mathematics
  • Computer Science Applications
  • Engineering (miscellaneous)

Cite this

Amamiya, M., Tomiyasu, H., Taniguchi, R. I., Kacsuk, P., & Németh, Z. (2000). Multithreaded architecture for multimedia processing. Integrated Computer-Aided Engineering, 7(1), 19-37.

Multithreaded architecture for multimedia processing. / Amamiya, Makoto; Tomiyasu, Hiroshi; Taniguchi, Rin Ichiro; Kacsuk, P.; Németh, Zsolt.

In: Integrated Computer-Aided Engineering, Vol. 7, No. 1, 2000, p. 19-37.

Research output: Contribution to journalArticle

Amamiya, M, Tomiyasu, H, Taniguchi, RI, Kacsuk, P & Németh, Z 2000, 'Multithreaded architecture for multimedia processing', Integrated Computer-Aided Engineering, vol. 7, no. 1, pp. 19-37.
Amamiya M, Tomiyasu H, Taniguchi RI, Kacsuk P, Németh Z. Multithreaded architecture for multimedia processing. Integrated Computer-Aided Engineering. 2000;7(1):19-37.
Amamiya, Makoto ; Tomiyasu, Hiroshi ; Taniguchi, Rin Ichiro ; Kacsuk, P. ; Németh, Zsolt. / Multithreaded architecture for multimedia processing. In: Integrated Computer-Aided Engineering. 2000 ; Vol. 7, No. 1. pp. 19-37.
@article{193461aaec7040c28148bc9b5d216b26,
title = "Multithreaded architecture for multimedia processing",
abstract = "A range of multithreaded architectures can be idealistic for multimedia applications. Such architectures may be a proper combination of different computing models. In this article, the design space of multithreaded architectures is introduced, and the Kyushu University Multimedia Processor on Datarol-II is described. It is also shown how a multithreaded architecture can be built in a short design cycle by using a commercial high-end microprocessor and easily programmable hardware devices.",
author = "Makoto Amamiya and Hiroshi Tomiyasu and Taniguchi, {Rin Ichiro} and P. Kacsuk and Zsolt N{\'e}meth",
year = "2000",
language = "English",
volume = "7",
pages = "19--37",
journal = "Integrated Computer-Aided Engineering",
issn = "1069-2509",
publisher = "IOS Press",
number = "1",

}

TY - JOUR

T1 - Multithreaded architecture for multimedia processing

AU - Amamiya, Makoto

AU - Tomiyasu, Hiroshi

AU - Taniguchi, Rin Ichiro

AU - Kacsuk, P.

AU - Németh, Zsolt

PY - 2000

Y1 - 2000

N2 - A range of multithreaded architectures can be idealistic for multimedia applications. Such architectures may be a proper combination of different computing models. In this article, the design space of multithreaded architectures is introduced, and the Kyushu University Multimedia Processor on Datarol-II is described. It is also shown how a multithreaded architecture can be built in a short design cycle by using a commercial high-end microprocessor and easily programmable hardware devices.

AB - A range of multithreaded architectures can be idealistic for multimedia applications. Such architectures may be a proper combination of different computing models. In this article, the design space of multithreaded architectures is introduced, and the Kyushu University Multimedia Processor on Datarol-II is described. It is also shown how a multithreaded architecture can be built in a short design cycle by using a commercial high-end microprocessor and easily programmable hardware devices.

UR - http://www.scopus.com/inward/record.url?scp=0033898020&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033898020&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0033898020

VL - 7

SP - 19

EP - 37

JO - Integrated Computer-Aided Engineering

JF - Integrated Computer-Aided Engineering

SN - 1069-2509

IS - 1

ER -