IDDQ testing of submicron CMOS - by cooling?

M. Rencz, V. Székely, S. Török, K. Torki, B. Courtois

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

The usability of IDDQ testing is limited by the subthreshold currents of the low-VT, submicron MOS transistors in the low bias voltage circuits. The paper addresses the cooling of the chip in order to overcome this problem. Experimental results concerning the effect of cooling on the threshold voltage and subthreshold current are presented in the range of -75...25 Centigrade. The subthreshold currents decrease by a factor of about 100-1000 by cooling-down the chip to -75 Centigrade.

Original languageEnglish
Pages (from-to)453-461
Number of pages9
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Volume16
Issue number5
DOIs
Publication statusPublished - Oct 1 2000
Event7th IEEE Asian Test Symposium, ATS-98 - Singapore, Singapore
Duration: Dec 2 1998Dec 4 1998

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'I<sub>DDQ</sub> testing of submicron CMOS - by cooling?'. Together they form a unique fingerprint.

  • Cite this