Functional scaling beyond ultimate CMOS

James A. Hutchby, Victor V. Zhirnov, Ralph K. Cavin, G. Bourianoff

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Scaling of CMOS technology is rapidly approaching inviolate limits of size and speed determined by fundamental physics and device density determined by limits of heat dissipation. An analysis presented in this paper shows that the notion of using adiabatic computing ideas suggested by some as a means to lower energy dissipation of charge-based switches is not a viable approach.

Original languageEnglish
Title of host publicationInternational Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT
EditorsR. Huang, M. Yu, J.J. Liou, T. Hiramito, C. Claeys
Pages234-239
Number of pages6
Volume1
Publication statusPublished - 2004
Event2004 7th International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT 2004 - Beijing, China
Duration: Oct 18 2004Oct 21 2004

Other

Other2004 7th International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT 2004
CountryChina
CityBeijing
Period10/18/0410/21/04

Fingerprint

Heat losses
Energy dissipation
Physics
Switches

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Hutchby, J. A., Zhirnov, V. V., Cavin, R. K., & Bourianoff, G. (2004). Functional scaling beyond ultimate CMOS. In R. Huang, M. Yu, J. J. Liou, T. Hiramito, & C. Claeys (Eds.), International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT (Vol. 1, pp. 234-239). [A4.2]

Functional scaling beyond ultimate CMOS. / Hutchby, James A.; Zhirnov, Victor V.; Cavin, Ralph K.; Bourianoff, G.

International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT. ed. / R. Huang; M. Yu; J.J. Liou; T. Hiramito; C. Claeys. Vol. 1 2004. p. 234-239 A4.2.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hutchby, JA, Zhirnov, VV, Cavin, RK & Bourianoff, G 2004, Functional scaling beyond ultimate CMOS. in R Huang, M Yu, JJ Liou, T Hiramito & C Claeys (eds), International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT. vol. 1, A4.2, pp. 234-239, 2004 7th International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT 2004, Beijing, China, 10/18/04.
Hutchby JA, Zhirnov VV, Cavin RK, Bourianoff G. Functional scaling beyond ultimate CMOS. In Huang R, Yu M, Liou JJ, Hiramito T, Claeys C, editors, International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT. Vol. 1. 2004. p. 234-239. A4.2
Hutchby, James A. ; Zhirnov, Victor V. ; Cavin, Ralph K. ; Bourianoff, G. / Functional scaling beyond ultimate CMOS. International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT. editor / R. Huang ; M. Yu ; J.J. Liou ; T. Hiramito ; C. Claeys. Vol. 1 2004. pp. 234-239
@inproceedings{e2970d277fe94ba69b04607769f8a939,
title = "Functional scaling beyond ultimate CMOS",
abstract = "Scaling of CMOS technology is rapidly approaching inviolate limits of size and speed determined by fundamental physics and device density determined by limits of heat dissipation. An analysis presented in this paper shows that the notion of using adiabatic computing ideas suggested by some as a means to lower energy dissipation of charge-based switches is not a viable approach.",
author = "Hutchby, {James A.} and Zhirnov, {Victor V.} and Cavin, {Ralph K.} and G. Bourianoff",
year = "2004",
language = "English",
volume = "1",
pages = "234--239",
editor = "R. Huang and M. Yu and J.J. Liou and T. Hiramito and C. Claeys",
booktitle = "International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT",

}

TY - GEN

T1 - Functional scaling beyond ultimate CMOS

AU - Hutchby, James A.

AU - Zhirnov, Victor V.

AU - Cavin, Ralph K.

AU - Bourianoff, G.

PY - 2004

Y1 - 2004

N2 - Scaling of CMOS technology is rapidly approaching inviolate limits of size and speed determined by fundamental physics and device density determined by limits of heat dissipation. An analysis presented in this paper shows that the notion of using adiabatic computing ideas suggested by some as a means to lower energy dissipation of charge-based switches is not a viable approach.

AB - Scaling of CMOS technology is rapidly approaching inviolate limits of size and speed determined by fundamental physics and device density determined by limits of heat dissipation. An analysis presented in this paper shows that the notion of using adiabatic computing ideas suggested by some as a means to lower energy dissipation of charge-based switches is not a viable approach.

UR - http://www.scopus.com/inward/record.url?scp=21644449078&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21644449078&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:21644449078

VL - 1

SP - 234

EP - 239

BT - International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT

A2 - Huang, R.

A2 - Yu, M.

A2 - Liou, J.J.

A2 - Hiramito, T.

A2 - Claeys, C.

ER -