Function-in-layout: A demonstration with bio-inspired hyperacuity chip

András Mozsáry, Jen Feng Chung, T. Roska

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

Below 100 nm a new scenario is emerging in VLSI design: floorplanning and function are inherently interrelated. Using mainly local connectivity, wire delay and crosstalk problems are eliminated. A new design methodology is proposed, called function-in-layout, that possesses: regular layout, mainly local connectivity, functional 'parasitics'. A bio-inspired demonstration is presented, a hyperacuity chip, with 30 ps time difference detection using 0.35 mm complementary metal-oxide semiconductor (CMOS) technology.

Original languageEnglish
Pages (from-to)149-164
Number of pages16
JournalInternational Journal of Circuit Theory and Applications
Volume35
Issue number2
DOIs
Publication statusPublished - Mar 2007

Fingerprint

Local Connectivity
Layout
Chip
Demonstrations
Floorplanning
VLSI Design
Crosstalk
Design Methodology
Oxides
Semiconductors
Metals
Wire
Scenarios
Mm
Oxide semiconductors

Keywords

  • Cellular neural network
  • Cellular nonlinear network
  • Cellular wave computer
  • Delay-domain computing
  • Function-in-layout
  • Hyperacuity
  • Non-Boolean logic
  • Time-to-digital converter

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Function-in-layout : A demonstration with bio-inspired hyperacuity chip. / Mozsáry, András; Chung, Jen Feng; Roska, T.

In: International Journal of Circuit Theory and Applications, Vol. 35, No. 2, 03.2007, p. 149-164.

Research output: Contribution to journalArticle

@article{c6ed42c8155242efb5dcfa8016d36746,
title = "Function-in-layout: A demonstration with bio-inspired hyperacuity chip",
abstract = "Below 100 nm a new scenario is emerging in VLSI design: floorplanning and function are inherently interrelated. Using mainly local connectivity, wire delay and crosstalk problems are eliminated. A new design methodology is proposed, called function-in-layout, that possesses: regular layout, mainly local connectivity, functional 'parasitics'. A bio-inspired demonstration is presented, a hyperacuity chip, with 30 ps time difference detection using 0.35 mm complementary metal-oxide semiconductor (CMOS) technology.",
keywords = "Cellular neural network, Cellular nonlinear network, Cellular wave computer, Delay-domain computing, Function-in-layout, Hyperacuity, Non-Boolean logic, Time-to-digital converter",
author = "Andr{\'a}s Mozs{\'a}ry and Chung, {Jen Feng} and T. Roska",
year = "2007",
month = "3",
doi = "10.1002/cta.385",
language = "English",
volume = "35",
pages = "149--164",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "John Wiley and Sons Ltd",
number = "2",

}

TY - JOUR

T1 - Function-in-layout

T2 - A demonstration with bio-inspired hyperacuity chip

AU - Mozsáry, András

AU - Chung, Jen Feng

AU - Roska, T.

PY - 2007/3

Y1 - 2007/3

N2 - Below 100 nm a new scenario is emerging in VLSI design: floorplanning and function are inherently interrelated. Using mainly local connectivity, wire delay and crosstalk problems are eliminated. A new design methodology is proposed, called function-in-layout, that possesses: regular layout, mainly local connectivity, functional 'parasitics'. A bio-inspired demonstration is presented, a hyperacuity chip, with 30 ps time difference detection using 0.35 mm complementary metal-oxide semiconductor (CMOS) technology.

AB - Below 100 nm a new scenario is emerging in VLSI design: floorplanning and function are inherently interrelated. Using mainly local connectivity, wire delay and crosstalk problems are eliminated. A new design methodology is proposed, called function-in-layout, that possesses: regular layout, mainly local connectivity, functional 'parasitics'. A bio-inspired demonstration is presented, a hyperacuity chip, with 30 ps time difference detection using 0.35 mm complementary metal-oxide semiconductor (CMOS) technology.

KW - Cellular neural network

KW - Cellular nonlinear network

KW - Cellular wave computer

KW - Delay-domain computing

KW - Function-in-layout

KW - Hyperacuity

KW - Non-Boolean logic

KW - Time-to-digital converter

UR - http://www.scopus.com/inward/record.url?scp=33947726434&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33947726434&partnerID=8YFLogxK

U2 - 10.1002/cta.385

DO - 10.1002/cta.385

M3 - Article

AN - SCOPUS:33947726434

VL - 35

SP - 149

EP - 164

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 2

ER -