FPGA implementation of a foveal image processing system for UAV applications

Zoltan Nagy, A. Zarándy, Andras Kiss, Mate Nemeth, Tamas Zsedrovics

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

An on-board UAV high-performance collision avoidance system sets up drastic constraints, which can be fulfilled by using carefully optimized many-core computational architectures. In this demonstration we introduce a many-core processor system, which can process a 150 megapixels/sec video flow to identify remote airplanes. The introduced processor system is implemented on Xilinx Spartan-6 and Zynq SoC FPGAs, and consumes less than 1W.

Original languageEnglish
Title of host publicationInternational Workshop on Cellular Nanoscale Networks and their Applications
PublisherIEEE Computer Society
ISBN (Print)9781479964680
DOIs
Publication statusPublished - Aug 29 2014
Event2014 14th International Workshop on Cellular Nanoscale Networks and Their Applications, CNNA 2014 - Notre Dame, United States
Duration: Jul 29 2014Jul 31 2014

Other

Other2014 14th International Workshop on Cellular Nanoscale Networks and Their Applications, CNNA 2014
CountryUnited States
CityNotre Dame
Period7/29/147/31/14

Fingerprint

Collision avoidance
Unmanned aerial vehicles (UAV)
Field programmable gate arrays (FPGA)
Image processing
Demonstrations
Aircraft
System-on-chip

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Nagy, Z., Zarándy, A., Kiss, A., Nemeth, M., & Zsedrovics, T. (2014). FPGA implementation of a foveal image processing system for UAV applications. In International Workshop on Cellular Nanoscale Networks and their Applications [6888613] IEEE Computer Society. https://doi.org/10.1109/CNNA.2014.6888613

FPGA implementation of a foveal image processing system for UAV applications. / Nagy, Zoltan; Zarándy, A.; Kiss, Andras; Nemeth, Mate; Zsedrovics, Tamas.

International Workshop on Cellular Nanoscale Networks and their Applications. IEEE Computer Society, 2014. 6888613.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nagy, Z, Zarándy, A, Kiss, A, Nemeth, M & Zsedrovics, T 2014, FPGA implementation of a foveal image processing system for UAV applications. in International Workshop on Cellular Nanoscale Networks and their Applications., 6888613, IEEE Computer Society, 2014 14th International Workshop on Cellular Nanoscale Networks and Their Applications, CNNA 2014, Notre Dame, United States, 7/29/14. https://doi.org/10.1109/CNNA.2014.6888613
Nagy Z, Zarándy A, Kiss A, Nemeth M, Zsedrovics T. FPGA implementation of a foveal image processing system for UAV applications. In International Workshop on Cellular Nanoscale Networks and their Applications. IEEE Computer Society. 2014. 6888613 https://doi.org/10.1109/CNNA.2014.6888613
Nagy, Zoltan ; Zarándy, A. ; Kiss, Andras ; Nemeth, Mate ; Zsedrovics, Tamas. / FPGA implementation of a foveal image processing system for UAV applications. International Workshop on Cellular Nanoscale Networks and their Applications. IEEE Computer Society, 2014.
@inproceedings{9644615711454dc6a140fd63426742ff,
title = "FPGA implementation of a foveal image processing system for UAV applications",
abstract = "An on-board UAV high-performance collision avoidance system sets up drastic constraints, which can be fulfilled by using carefully optimized many-core computational architectures. In this demonstration we introduce a many-core processor system, which can process a 150 megapixels/sec video flow to identify remote airplanes. The introduced processor system is implemented on Xilinx Spartan-6 and Zynq SoC FPGAs, and consumes less than 1W.",
author = "Zoltan Nagy and A. Zar{\'a}ndy and Andras Kiss and Mate Nemeth and Tamas Zsedrovics",
year = "2014",
month = "8",
day = "29",
doi = "10.1109/CNNA.2014.6888613",
language = "English",
isbn = "9781479964680",
booktitle = "International Workshop on Cellular Nanoscale Networks and their Applications",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - FPGA implementation of a foveal image processing system for UAV applications

AU - Nagy, Zoltan

AU - Zarándy, A.

AU - Kiss, Andras

AU - Nemeth, Mate

AU - Zsedrovics, Tamas

PY - 2014/8/29

Y1 - 2014/8/29

N2 - An on-board UAV high-performance collision avoidance system sets up drastic constraints, which can be fulfilled by using carefully optimized many-core computational architectures. In this demonstration we introduce a many-core processor system, which can process a 150 megapixels/sec video flow to identify remote airplanes. The introduced processor system is implemented on Xilinx Spartan-6 and Zynq SoC FPGAs, and consumes less than 1W.

AB - An on-board UAV high-performance collision avoidance system sets up drastic constraints, which can be fulfilled by using carefully optimized many-core computational architectures. In this demonstration we introduce a many-core processor system, which can process a 150 megapixels/sec video flow to identify remote airplanes. The introduced processor system is implemented on Xilinx Spartan-6 and Zynq SoC FPGAs, and consumes less than 1W.

UR - http://www.scopus.com/inward/record.url?scp=84907764728&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907764728&partnerID=8YFLogxK

U2 - 10.1109/CNNA.2014.6888613

DO - 10.1109/CNNA.2014.6888613

M3 - Conference contribution

AN - SCOPUS:84907764728

SN - 9781479964680

BT - International Workshop on Cellular Nanoscale Networks and their Applications

PB - IEEE Computer Society

ER -