Emulated digital architecture implementing the CNN Universal Machine

A. Zarándy, Peter Keresztes, T. Roska, P. Szolgay

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

An emulated digital VLSI CMOS architecture is shown here, where the main features are as follows: (i) variable accuracy, (ii) a complete CNN Universal Machine on the silicon, (iii) a good area time trade off. The whole architecture was defined on VHDL and the following key parameters of the implementation were computed namely, (i) the speed (1 ns/virtual cell/iteration), (ii) the number of the physical processing cells per cm2 is 24 by using 0.35 μm three metal layer CMOS technology.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications
EditorsV. Tavsanoglu
PublisherIEEE
Pages249-252
Number of pages4
Publication statusPublished - 1998
EventProceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA - London, UK
Duration: Apr 14 1998Apr 17 1998

Other

OtherProceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA
CityLondon, UK
Period4/14/984/17/98

Fingerprint

Computer hardware description languages
Silicon
Processing
Metals

ASJC Scopus subject areas

  • Software

Cite this

Zarándy, A., Keresztes, P., Roska, T., & Szolgay, P. (1998). Emulated digital architecture implementing the CNN Universal Machine. In V. Tavsanoglu (Ed.), Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications (pp. 249-252). IEEE.

Emulated digital architecture implementing the CNN Universal Machine. / Zarándy, A.; Keresztes, Peter; Roska, T.; Szolgay, P.

Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. ed. / V. Tavsanoglu. IEEE, 1998. p. 249-252.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zarándy, A, Keresztes, P, Roska, T & Szolgay, P 1998, Emulated digital architecture implementing the CNN Universal Machine. in V Tavsanoglu (ed.), Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. IEEE, pp. 249-252, Proceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA, London, UK, 4/14/98.
Zarándy A, Keresztes P, Roska T, Szolgay P. Emulated digital architecture implementing the CNN Universal Machine. In Tavsanoglu V, editor, Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. IEEE. 1998. p. 249-252
Zarándy, A. ; Keresztes, Peter ; Roska, T. ; Szolgay, P. / Emulated digital architecture implementing the CNN Universal Machine. Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. editor / V. Tavsanoglu. IEEE, 1998. pp. 249-252
@inproceedings{aafa1f16245044ea9973c9ad8e187da2,
title = "Emulated digital architecture implementing the CNN Universal Machine",
abstract = "An emulated digital VLSI CMOS architecture is shown here, where the main features are as follows: (i) variable accuracy, (ii) a complete CNN Universal Machine on the silicon, (iii) a good area time trade off. The whole architecture was defined on VHDL and the following key parameters of the implementation were computed namely, (i) the speed (1 ns/virtual cell/iteration), (ii) the number of the physical processing cells per cm2 is 24 by using 0.35 μm three metal layer CMOS technology.",
author = "A. Zar{\'a}ndy and Peter Keresztes and T. Roska and P. Szolgay",
year = "1998",
language = "English",
pages = "249--252",
editor = "V. Tavsanoglu",
booktitle = "Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications",
publisher = "IEEE",

}

TY - GEN

T1 - Emulated digital architecture implementing the CNN Universal Machine

AU - Zarándy, A.

AU - Keresztes, Peter

AU - Roska, T.

AU - Szolgay, P.

PY - 1998

Y1 - 1998

N2 - An emulated digital VLSI CMOS architecture is shown here, where the main features are as follows: (i) variable accuracy, (ii) a complete CNN Universal Machine on the silicon, (iii) a good area time trade off. The whole architecture was defined on VHDL and the following key parameters of the implementation were computed namely, (i) the speed (1 ns/virtual cell/iteration), (ii) the number of the physical processing cells per cm2 is 24 by using 0.35 μm three metal layer CMOS technology.

AB - An emulated digital VLSI CMOS architecture is shown here, where the main features are as follows: (i) variable accuracy, (ii) a complete CNN Universal Machine on the silicon, (iii) a good area time trade off. The whole architecture was defined on VHDL and the following key parameters of the implementation were computed namely, (i) the speed (1 ns/virtual cell/iteration), (ii) the number of the physical processing cells per cm2 is 24 by using 0.35 μm three metal layer CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=0031621443&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031621443&partnerID=8YFLogxK

M3 - Conference contribution

SP - 249

EP - 252

BT - Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications

A2 - Tavsanoglu, V.

PB - IEEE

ER -