Digital implementation of cellular sensor-computers

Péter Földesy, A. Zarándy, Csaba Rekeczky, T. Roska

Research output: Contribution to journalArticle

30 Citations (Scopus)

Abstract

A bit-sliced digital implementation method of the cellular sensor-computer is proposed. The proposed sensor-computer architecture is analysed, and an implementation example is introduced. The analogue and the digital implementation methods are compared. It is found that on or below 0.18 μm technology the digital implementation of the cellular sensor-computer is a viable alternative to the analogue versions in general-purpose designs.

Original languageEnglish
Pages (from-to)409-428
Number of pages20
JournalInternational Journal of Circuit Theory and Applications
Volume34
Issue number4
DOIs
Publication statusPublished - Jul 2006

Fingerprint

Sensor
Sensors
Computer architecture
Analogue
Computer Architecture
Alternatives
Design

Keywords

  • CMOS sensor
  • CNN-UM
  • Focal plane
  • Parallel processing
  • Sensor-processor
  • SIMD

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Digital implementation of cellular sensor-computers. / Földesy, Péter; Zarándy, A.; Rekeczky, Csaba; Roska, T.

In: International Journal of Circuit Theory and Applications, Vol. 34, No. 4, 07.2006, p. 409-428.

Research output: Contribution to journalArticle

@article{73cc993259784c7983c3734e6c1642c4,
title = "Digital implementation of cellular sensor-computers",
abstract = "A bit-sliced digital implementation method of the cellular sensor-computer is proposed. The proposed sensor-computer architecture is analysed, and an implementation example is introduced. The analogue and the digital implementation methods are compared. It is found that on or below 0.18 μm technology the digital implementation of the cellular sensor-computer is a viable alternative to the analogue versions in general-purpose designs.",
keywords = "CMOS sensor, CNN-UM, Focal plane, Parallel processing, Sensor-processor, SIMD",
author = "P{\'e}ter F{\"o}ldesy and A. Zar{\'a}ndy and Csaba Rekeczky and T. Roska",
year = "2006",
month = "7",
doi = "10.1002/cta.367",
language = "English",
volume = "34",
pages = "409--428",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "John Wiley and Sons Ltd",
number = "4",

}

TY - JOUR

T1 - Digital implementation of cellular sensor-computers

AU - Földesy, Péter

AU - Zarándy, A.

AU - Rekeczky, Csaba

AU - Roska, T.

PY - 2006/7

Y1 - 2006/7

N2 - A bit-sliced digital implementation method of the cellular sensor-computer is proposed. The proposed sensor-computer architecture is analysed, and an implementation example is introduced. The analogue and the digital implementation methods are compared. It is found that on or below 0.18 μm technology the digital implementation of the cellular sensor-computer is a viable alternative to the analogue versions in general-purpose designs.

AB - A bit-sliced digital implementation method of the cellular sensor-computer is proposed. The proposed sensor-computer architecture is analysed, and an implementation example is introduced. The analogue and the digital implementation methods are compared. It is found that on or below 0.18 μm technology the digital implementation of the cellular sensor-computer is a viable alternative to the analogue versions in general-purpose designs.

KW - CMOS sensor

KW - CNN-UM

KW - Focal plane

KW - Parallel processing

KW - Sensor-processor

KW - SIMD

UR - http://www.scopus.com/inward/record.url?scp=33746371370&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33746371370&partnerID=8YFLogxK

U2 - 10.1002/cta.367

DO - 10.1002/cta.367

M3 - Article

VL - 34

SP - 409

EP - 428

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 4

ER -