Configurable multi-layer CNN-UM emulator on FPGA

Z. Nagy, P. Szolgay

Research output: Chapter in Book/Report/Conference proceedingConference contribution

21 Citations (Scopus)

Abstract

A new emulated digital multi-layer CNN-UM chip architecture called Falcon has been developed. In this paper the main steps of the FPGA implementation are introduced. Main results are as follows: CNN-UM architecture emulated on Xilinx Virtex series FPGA, 3D non-linear spatio-temporal dynamics can be implemented on this architecture. The critical parameters of the implementation in single layer configuration are 55 million cell update/second/processor core or equivalently 1 GOPS computing performance. In face of the high performance the power requirements of the architecture are relatively low only ∼3 W per processor core. Using re-configurable devices to implement emulated digital architectures provides more flexibility compared to the custom VLSI designs because different Falcon architectures can be used on the same FPGA device.

Original languageEnglish
Title of host publicationProceedings of the 7th IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA 2002
EditorsRonald Tetzlaff
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages164-171
Number of pages8
ISBN (Electronic)981238121X
DOIs
Publication statusPublished - Jan 1 2002
Event7th IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA 2002 - Frankfurt, Germany
Duration: Jul 22 2002Jul 24 2002

Publication series

NameProceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications
Volume2002-January

Other

Other7th IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA 2002
CountryGermany
CityFrankfurt
Period7/22/027/24/02

    Fingerprint

Keywords

  • Analog computers
  • Cellular neural networks
  • Computer architecture
  • Equations
  • Field programmable gate arrays
  • Laboratories
  • Signal processing
  • State feedback
  • Turing machines
  • Very large scale integration

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering
  • Modelling and Simulation

Cite this

Nagy, Z., & Szolgay, P. (2002). Configurable multi-layer CNN-UM emulator on FPGA. In R. Tetzlaff (Ed.), Proceedings of the 7th IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA 2002 (pp. 164-171). [1035049] (Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications; Vol. 2002-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CNNA.2002.1035049