CMOS sensors for on-line thermal monitoring of VLSI circuits

V. Székely, Cs Márta, Zs Kohári, M. Rencz

Research output: Contribution to journalArticle

93 Citations (Scopus)

Abstract

The paper presents appropriate sensors for the realization of the design principle of design for thermal testability (DfTT). After a short overview of the available CMOS temperature sensors, a new family of temperature sensors will be presented, developed by the authors especially for the purpose of thermal monitoring of VLSI chips. These sensors are characterized by the very low silicon area of about 0.003-0.02 mm2 and the low power consumption (200 μW). The accuracy is in the order of 1°C. Using the frequency-output versions an easy interfacing of digital test circuitry is assured. They can be very easily incorporated into the usual test circuitry, via the boundary-scan architecture. The paper presents measured results obtained by the experimental circuits. The facilities provided by the sensor connected to the boundary-scan test circuitry are also demonstrated experimentally.

Original languageEnglish
Pages (from-to)270-276
Number of pages7
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume5
Issue number3
DOIs
Publication statusPublished - 1997

Fingerprint

VLSI circuits
Temperature sensors
Monitoring
Sensors
Electric power utilization
Silicon
Networks (circuits)
Hot Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

CMOS sensors for on-line thermal monitoring of VLSI circuits. / Székely, V.; Márta, Cs; Kohári, Zs; Rencz, M.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, 1997, p. 270-276.

Research output: Contribution to journalArticle

@article{f6e2fdacafdc4dca9d4ae895ffb165fd,
title = "CMOS sensors for on-line thermal monitoring of VLSI circuits",
abstract = "The paper presents appropriate sensors for the realization of the design principle of design for thermal testability (DfTT). After a short overview of the available CMOS temperature sensors, a new family of temperature sensors will be presented, developed by the authors especially for the purpose of thermal monitoring of VLSI chips. These sensors are characterized by the very low silicon area of about 0.003-0.02 mm2 and the low power consumption (200 μW). The accuracy is in the order of 1°C. Using the frequency-output versions an easy interfacing of digital test circuitry is assured. They can be very easily incorporated into the usual test circuitry, via the boundary-scan architecture. The paper presents measured results obtained by the experimental circuits. The facilities provided by the sensor connected to the boundary-scan test circuitry are also demonstrated experimentally.",
author = "V. Sz{\'e}kely and Cs M{\'a}rta and Zs Koh{\'a}ri and M. Rencz",
year = "1997",
doi = "10.1109/92.609869",
language = "English",
volume = "5",
pages = "270--276",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - CMOS sensors for on-line thermal monitoring of VLSI circuits

AU - Székely, V.

AU - Márta, Cs

AU - Kohári, Zs

AU - Rencz, M.

PY - 1997

Y1 - 1997

N2 - The paper presents appropriate sensors for the realization of the design principle of design for thermal testability (DfTT). After a short overview of the available CMOS temperature sensors, a new family of temperature sensors will be presented, developed by the authors especially for the purpose of thermal monitoring of VLSI chips. These sensors are characterized by the very low silicon area of about 0.003-0.02 mm2 and the low power consumption (200 μW). The accuracy is in the order of 1°C. Using the frequency-output versions an easy interfacing of digital test circuitry is assured. They can be very easily incorporated into the usual test circuitry, via the boundary-scan architecture. The paper presents measured results obtained by the experimental circuits. The facilities provided by the sensor connected to the boundary-scan test circuitry are also demonstrated experimentally.

AB - The paper presents appropriate sensors for the realization of the design principle of design for thermal testability (DfTT). After a short overview of the available CMOS temperature sensors, a new family of temperature sensors will be presented, developed by the authors especially for the purpose of thermal monitoring of VLSI chips. These sensors are characterized by the very low silicon area of about 0.003-0.02 mm2 and the low power consumption (200 μW). The accuracy is in the order of 1°C. Using the frequency-output versions an easy interfacing of digital test circuitry is assured. They can be very easily incorporated into the usual test circuitry, via the boundary-scan architecture. The paper presents measured results obtained by the experimental circuits. The facilities provided by the sensor connected to the boundary-scan test circuitry are also demonstrated experimentally.

UR - http://www.scopus.com/inward/record.url?scp=0031233262&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031233262&partnerID=8YFLogxK

U2 - 10.1109/92.609869

DO - 10.1109/92.609869

M3 - Article

AN - SCOPUS:0031233262

VL - 5

SP - 270

EP - 276

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

ER -