Clock and trigger distribution for ALICE using the CRU FPGA card

Research output: Contribution to journalConference article

Abstract

ALICE is preparing a major upgrade for 2021. Subdetectors upgrading their DAQ electronics will use a common hardware to receive physics data: the Common Readout Unit (CRU). The same CRU will also distribute the LHC clock and trigger to many of the upgrading subdetectors (to 7800 front end cards). Requirements are strict: for the clock the allowed jitter (RMS) is typically <300ps, and <20ps for timing critical subdetectors; the allowed variation of skew is typically <1ns, and <100ps for timing critical subdetectors. A constant latency for distributing the trigger is essential. A novel approach to implement clock forwarding – using only the internal PLLs of the CRU’s onboard FPGA, without using an external jitter cleaner PLL – is presented.

Original languageEnglish
JournalProceedings of Science
Volume2017-September
Publication statusPublished - Jan 1 2017
Event2017 Topical Workshop on Electronics for Particle Physics, TWEPP 2017 - Santa Cruz, United States
Duration: Sep 11 2017Sep 14 2017

ASJC Scopus subject areas

  • General

Fingerprint Dive into the research topics of 'Clock and trigger distribution for ALICE using the CRU FPGA card'. Together they form a unique fingerprint.

  • Cite this