Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays

Stephen J. Carey, A. Zarándy, Piotr Dudek

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Analog processor arrays, particularly for vision chips, have been in development for a number of years. Based normally on the SIMD computing paradigm, they achieve very high instruction parallelism through use of compact processing elements. A fundamental aspect of processor operation is the ability to copy content of a register to another. This operation carries with it a number of errors. This paper identifies these errors and provides the means by which they can be separated and measured. These techniques can then be applied to analyze any operation upon an analog processor array. The results from such an analysis reflect on the susceptibility of the circuit to process mismatch, and thermal and switch noise performance of a particular analog memory design.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1580-1583
Number of pages4
ISBN (Print)9781479934324
DOIs
Publication statusPublished - 2014
Event2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 - Melbourne, VIC, Australia
Duration: Jun 1 2014Jun 5 2014

Other

Other2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
CountryAustralia
CityMelbourne, VIC
Period6/1/146/5/14

Fingerprint

Parallel processing systems
Sensors
Processing
Switches
Data storage equipment
Networks (circuits)
Hot Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Carey, S. J., Zarándy, A., & Dudek, P. (2014). Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 1580-1583). [6865451] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2014.6865451

Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays. / Carey, Stephen J.; Zarándy, A.; Dudek, Piotr.

Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2014. p. 1580-1583 6865451.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Carey, SJ, Zarándy, A & Dudek, P 2014, Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays. in Proceedings - IEEE International Symposium on Circuits and Systems., 6865451, Institute of Electrical and Electronics Engineers Inc., pp. 1580-1583, 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014, Melbourne, VIC, Australia, 6/1/14. https://doi.org/10.1109/ISCAS.2014.6865451
Carey SJ, Zarándy A, Dudek P. Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays. In Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 2014. p. 1580-1583. 6865451 https://doi.org/10.1109/ISCAS.2014.6865451
Carey, Stephen J. ; Zarándy, A. ; Dudek, Piotr. / Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays. Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 1580-1583
@inproceedings{575ff50031e94efb847cb01e808b1cf8,
title = "Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays",
abstract = "Analog processor arrays, particularly for vision chips, have been in development for a number of years. Based normally on the SIMD computing paradigm, they achieve very high instruction parallelism through use of compact processing elements. A fundamental aspect of processor operation is the ability to copy content of a register to another. This operation carries with it a number of errors. This paper identifies these errors and provides the means by which they can be separated and measured. These techniques can then be applied to analyze any operation upon an analog processor array. The results from such an analysis reflect on the susceptibility of the circuit to process mismatch, and thermal and switch noise performance of a particular analog memory design.",
author = "Carey, {Stephen J.} and A. Zar{\'a}ndy and Piotr Dudek",
year = "2014",
doi = "10.1109/ISCAS.2014.6865451",
language = "English",
isbn = "9781479934324",
pages = "1580--1583",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Characterization of processing errors on analog fully-programmable cellular sensor-processor arrays

AU - Carey, Stephen J.

AU - Zarándy, A.

AU - Dudek, Piotr

PY - 2014

Y1 - 2014

N2 - Analog processor arrays, particularly for vision chips, have been in development for a number of years. Based normally on the SIMD computing paradigm, they achieve very high instruction parallelism through use of compact processing elements. A fundamental aspect of processor operation is the ability to copy content of a register to another. This operation carries with it a number of errors. This paper identifies these errors and provides the means by which they can be separated and measured. These techniques can then be applied to analyze any operation upon an analog processor array. The results from such an analysis reflect on the susceptibility of the circuit to process mismatch, and thermal and switch noise performance of a particular analog memory design.

AB - Analog processor arrays, particularly for vision chips, have been in development for a number of years. Based normally on the SIMD computing paradigm, they achieve very high instruction parallelism through use of compact processing elements. A fundamental aspect of processor operation is the ability to copy content of a register to another. This operation carries with it a number of errors. This paper identifies these errors and provides the means by which they can be separated and measured. These techniques can then be applied to analyze any operation upon an analog processor array. The results from such an analysis reflect on the susceptibility of the circuit to process mismatch, and thermal and switch noise performance of a particular analog memory design.

UR - http://www.scopus.com/inward/record.url?scp=84907409005&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907409005&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2014.6865451

DO - 10.1109/ISCAS.2014.6865451

M3 - Conference contribution

SN - 9781479934324

SP - 1580

EP - 1583

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -