CASTLE: An emulated digital CNN architecture; Design issues, new results

A. Zarándy, Peter Keresztes, T. Roska, P. Szolgay

Research output: Chapter in Book/Report/Conference proceedingChapter

11 Citations (Scopus)

Abstract

A new emulated digital CNN Universal Machine chip architecture is introduced in this paper. The chip contains 24 CNN core processors using 70 mm2 silicon area with a 0.35 μm technology. Its speed is 1 ns/virtual cells/CNN iterations with 12 bits precision. This enables to execute over five hundred 3×3 convolutions on each frame of a 240×320 sized 25 fps (standard NTSC) digital image flow. Another new feature of the design is the different precision capability. This allows the user to convert precision to speed.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Conference on Electronics, Circuits, and Systems
PublisherIEEE
Pages199-202
Number of pages4
Volume1
Publication statusPublished - 1998
EventProceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology - Lisboa, Portugal
Duration: Sep 7 1998Sep 10 1998

Other

OtherProceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology
CityLisboa, Portugal
Period9/7/989/10/98

Fingerprint

Convolution
Silicon

ASJC Scopus subject areas

  • Engineering(all)
  • Electrical and Electronic Engineering

Cite this

Zarándy, A., Keresztes, P., Roska, T., & Szolgay, P. (1998). CASTLE: An emulated digital CNN architecture; Design issues, new results. In Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (Vol. 1, pp. 199-202). IEEE.

CASTLE : An emulated digital CNN architecture; Design issues, new results. / Zarándy, A.; Keresztes, Peter; Roska, T.; Szolgay, P.

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems. Vol. 1 IEEE, 1998. p. 199-202.

Research output: Chapter in Book/Report/Conference proceedingChapter

Zarándy, A, Keresztes, P, Roska, T & Szolgay, P 1998, CASTLE: An emulated digital CNN architecture; Design issues, new results. in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems. vol. 1, IEEE, pp. 199-202, Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology, Lisboa, Portugal, 9/7/98.
Zarándy A, Keresztes P, Roska T, Szolgay P. CASTLE: An emulated digital CNN architecture; Design issues, new results. In Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems. Vol. 1. IEEE. 1998. p. 199-202
Zarándy, A. ; Keresztes, Peter ; Roska, T. ; Szolgay, P. / CASTLE : An emulated digital CNN architecture; Design issues, new results. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems. Vol. 1 IEEE, 1998. pp. 199-202
@inbook{dceb18d9c9d949f2a140bc4a8e2202ee,
title = "CASTLE: An emulated digital CNN architecture; Design issues, new results",
abstract = "A new emulated digital CNN Universal Machine chip architecture is introduced in this paper. The chip contains 24 CNN core processors using 70 mm2 silicon area with a 0.35 μm technology. Its speed is 1 ns/virtual cells/CNN iterations with 12 bits precision. This enables to execute over five hundred 3×3 convolutions on each frame of a 240×320 sized 25 fps (standard NTSC) digital image flow. Another new feature of the design is the different precision capability. This allows the user to convert precision to speed.",
author = "A. Zar{\'a}ndy and Peter Keresztes and T. Roska and P. Szolgay",
year = "1998",
language = "English",
volume = "1",
pages = "199--202",
booktitle = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",
publisher = "IEEE",

}

TY - CHAP

T1 - CASTLE

T2 - An emulated digital CNN architecture; Design issues, new results

AU - Zarándy, A.

AU - Keresztes, Peter

AU - Roska, T.

AU - Szolgay, P.

PY - 1998

Y1 - 1998

N2 - A new emulated digital CNN Universal Machine chip architecture is introduced in this paper. The chip contains 24 CNN core processors using 70 mm2 silicon area with a 0.35 μm technology. Its speed is 1 ns/virtual cells/CNN iterations with 12 bits precision. This enables to execute over five hundred 3×3 convolutions on each frame of a 240×320 sized 25 fps (standard NTSC) digital image flow. Another new feature of the design is the different precision capability. This allows the user to convert precision to speed.

AB - A new emulated digital CNN Universal Machine chip architecture is introduced in this paper. The chip contains 24 CNN core processors using 70 mm2 silicon area with a 0.35 μm technology. Its speed is 1 ns/virtual cells/CNN iterations with 12 bits precision. This enables to execute over five hundred 3×3 convolutions on each frame of a 240×320 sized 25 fps (standard NTSC) digital image flow. Another new feature of the design is the different precision capability. This allows the user to convert precision to speed.

UR - http://www.scopus.com/inward/record.url?scp=0032276619&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032276619&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032276619

VL - 1

SP - 199

EP - 202

BT - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

PB - IEEE

ER -