Analysis of 2D operators on topographic and non-topographic processor architectures

A. Zarándy, Csaba Rekeczky, Péter Földesy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

2D operators were categorized based on their implementation methods on different low-power topographic and non-topographic single-chip processor architectures. The implementation methods of the 2D operators in the individual categories are shown, and their processor utilization efficiency is analyzed. The execution times of the basic operators on the different architectures are calculated, the power efficiency figures and the frame-rate versus resolution chart are derived.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications
Pages57-62
Number of pages6
DOIs
Publication statusPublished - 2008
Event2008 11th International Workshop on Cellular Neural Networks and their Applications, CNNA 2008, Cellular Nano-scale Architectures - Santiago de Compostela, Spain
Duration: Jul 14 2008Jul 16 2008

Other

Other2008 11th International Workshop on Cellular Neural Networks and their Applications, CNNA 2008, Cellular Nano-scale Architectures
CountrySpain
CitySantiago de Compostela
Period7/14/087/16/08

ASJC Scopus subject areas

  • Software

Cite this

Zarándy, A., Rekeczky, C., & Földesy, P. (2008). Analysis of 2D operators on topographic and non-topographic processor architectures. In Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications (pp. 57-62). [4588650] https://doi.org/10.1109/CNNA.2008.4588650

Analysis of 2D operators on topographic and non-topographic processor architectures. / Zarándy, A.; Rekeczky, Csaba; Földesy, Péter.

Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. 2008. p. 57-62 4588650.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zarándy, A, Rekeczky, C & Földesy, P 2008, Analysis of 2D operators on topographic and non-topographic processor architectures. in Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications., 4588650, pp. 57-62, 2008 11th International Workshop on Cellular Neural Networks and their Applications, CNNA 2008, Cellular Nano-scale Architectures, Santiago de Compostela, Spain, 7/14/08. https://doi.org/10.1109/CNNA.2008.4588650
Zarándy A, Rekeczky C, Földesy P. Analysis of 2D operators on topographic and non-topographic processor architectures. In Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. 2008. p. 57-62. 4588650 https://doi.org/10.1109/CNNA.2008.4588650
Zarándy, A. ; Rekeczky, Csaba ; Földesy, Péter. / Analysis of 2D operators on topographic and non-topographic processor architectures. Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications. 2008. pp. 57-62
@inproceedings{6fbbf544bf0844cdb0b937968526ff38,
title = "Analysis of 2D operators on topographic and non-topographic processor architectures",
abstract = "2D operators were categorized based on their implementation methods on different low-power topographic and non-topographic single-chip processor architectures. The implementation methods of the 2D operators in the individual categories are shown, and their processor utilization efficiency is analyzed. The execution times of the basic operators on the different architectures are calculated, the power efficiency figures and the frame-rate versus resolution chart are derived.",
author = "A. Zar{\'a}ndy and Csaba Rekeczky and P{\'e}ter F{\"o}ldesy",
year = "2008",
doi = "10.1109/CNNA.2008.4588650",
language = "English",
isbn = "9781424420902",
pages = "57--62",
booktitle = "Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications",

}

TY - GEN

T1 - Analysis of 2D operators on topographic and non-topographic processor architectures

AU - Zarándy, A.

AU - Rekeczky, Csaba

AU - Földesy, Péter

PY - 2008

Y1 - 2008

N2 - 2D operators were categorized based on their implementation methods on different low-power topographic and non-topographic single-chip processor architectures. The implementation methods of the 2D operators in the individual categories are shown, and their processor utilization efficiency is analyzed. The execution times of the basic operators on the different architectures are calculated, the power efficiency figures and the frame-rate versus resolution chart are derived.

AB - 2D operators were categorized based on their implementation methods on different low-power topographic and non-topographic single-chip processor architectures. The implementation methods of the 2D operators in the individual categories are shown, and their processor utilization efficiency is analyzed. The execution times of the basic operators on the different architectures are calculated, the power efficiency figures and the frame-rate versus resolution chart are derived.

UR - http://www.scopus.com/inward/record.url?scp=51949084679&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51949084679&partnerID=8YFLogxK

U2 - 10.1109/CNNA.2008.4588650

DO - 10.1109/CNNA.2008.4588650

M3 - Conference contribution

AN - SCOPUS:51949084679

SN - 9781424420902

SP - 57

EP - 62

BT - Proceedings of the IEEE International Workshop on Cellular Neural Networks and their Applications

ER -