An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework

V. Székely, A. Poppe, M. Rencz, G. Farkas, A. Csendes, A. Páhi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper we address the chip-level thermal simulation problem. Our work is based on some early results treating electro-thermal problems on circuit level. In our approach for the self-consistent electro-thermal simulation we apply the idea of mapping the thermal networks into an electrical equivalent. In this way the entire electro-thermal simulation problem can be treated simultaneously, by usual circuit simulation algorithms. The applied layout extractor has been extended such that the electrical netlist is completed by a thermal subnetwork which is identified by a quick thermal simulation tool. The developed electro-thermal simulation package has been integrated under Cadence DFWII (Opus). Due to its relatively low CPU need this package can be used as a thermal verification tool of layouts of analog circuits.

Original languageEnglish
Title of host publicationProceedings of the 1996 European Conference on Design and Test, EDTC 1996
PublisherAssociation for Computing Machinery, Inc
Number of pages1
ISBN (Electronic)0818674237, 9780818674235
DOIs
Publication statusPublished - Mar 11 1996
Event1996 European Conference on Design and Test, EDTC 1996 - Paris, France
Duration: Mar 11 1996Mar 14 1996

Other

Other1996 European Conference on Design and Test, EDTC 1996
CountryFrance
CityParis
Period3/11/963/14/96

Fingerprint

Computer aided design
Heat problems
Hot Temperature
Circuit simulation
Analog circuits
Program processors
Networks (circuits)

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Székely, V., Poppe, A., Rencz, M., Farkas, G., Csendes, A., & Páhi, A. (1996). An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework. In Proceedings of the 1996 European Conference on Design and Test, EDTC 1996 [494368] Association for Computing Machinery, Inc. https://doi.org/10.1109/EDTC.1996.494368

An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework. / Székely, V.; Poppe, A.; Rencz, M.; Farkas, G.; Csendes, A.; Páhi, A.

Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc, 1996. 494368.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Székely, V, Poppe, A, Rencz, M, Farkas, G, Csendes, A & Páhi, A 1996, An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework. in Proceedings of the 1996 European Conference on Design and Test, EDTC 1996., 494368, Association for Computing Machinery, Inc, 1996 European Conference on Design and Test, EDTC 1996, Paris, France, 3/11/96. https://doi.org/10.1109/EDTC.1996.494368
Székely V, Poppe A, Rencz M, Farkas G, Csendes A, Páhi A. An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework. In Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc. 1996. 494368 https://doi.org/10.1109/EDTC.1996.494368
Székely, V. ; Poppe, A. ; Rencz, M. ; Farkas, G. ; Csendes, A. ; Páhi, A. / An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework. Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc, 1996.
@inproceedings{8c5f059b86de40b594abdab5d41b5ff1,
title = "An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework",
abstract = "In this paper we address the chip-level thermal simulation problem. Our work is based on some early results treating electro-thermal problems on circuit level. In our approach for the self-consistent electro-thermal simulation we apply the idea of mapping the thermal networks into an electrical equivalent. In this way the entire electro-thermal simulation problem can be treated simultaneously, by usual circuit simulation algorithms. The applied layout extractor has been extended such that the electrical netlist is completed by a thermal subnetwork which is identified by a quick thermal simulation tool. The developed electro-thermal simulation package has been integrated under Cadence DFWII (Opus). Due to its relatively low CPU need this package can be used as a thermal verification tool of layouts of analog circuits.",
author = "V. Sz{\'e}kely and A. Poppe and M. Rencz and G. Farkas and A. Csendes and A. P{\'a}hi",
year = "1996",
month = "3",
day = "11",
doi = "10.1109/EDTC.1996.494368",
language = "English",
booktitle = "Proceedings of the 1996 European Conference on Design and Test, EDTC 1996",
publisher = "Association for Computing Machinery, Inc",

}

TY - GEN

T1 - An efficient method for the self-consistent electra-thermal simulation and its integration into a CAD framework

AU - Székely, V.

AU - Poppe, A.

AU - Rencz, M.

AU - Farkas, G.

AU - Csendes, A.

AU - Páhi, A.

PY - 1996/3/11

Y1 - 1996/3/11

N2 - In this paper we address the chip-level thermal simulation problem. Our work is based on some early results treating electro-thermal problems on circuit level. In our approach for the self-consistent electro-thermal simulation we apply the idea of mapping the thermal networks into an electrical equivalent. In this way the entire electro-thermal simulation problem can be treated simultaneously, by usual circuit simulation algorithms. The applied layout extractor has been extended such that the electrical netlist is completed by a thermal subnetwork which is identified by a quick thermal simulation tool. The developed electro-thermal simulation package has been integrated under Cadence DFWII (Opus). Due to its relatively low CPU need this package can be used as a thermal verification tool of layouts of analog circuits.

AB - In this paper we address the chip-level thermal simulation problem. Our work is based on some early results treating electro-thermal problems on circuit level. In our approach for the self-consistent electro-thermal simulation we apply the idea of mapping the thermal networks into an electrical equivalent. In this way the entire electro-thermal simulation problem can be treated simultaneously, by usual circuit simulation algorithms. The applied layout extractor has been extended such that the electrical netlist is completed by a thermal subnetwork which is identified by a quick thermal simulation tool. The developed electro-thermal simulation package has been integrated under Cadence DFWII (Opus). Due to its relatively low CPU need this package can be used as a thermal verification tool of layouts of analog circuits.

UR - http://www.scopus.com/inward/record.url?scp=85030084247&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85030084247&partnerID=8YFLogxK

U2 - 10.1109/EDTC.1996.494368

DO - 10.1109/EDTC.1996.494368

M3 - Conference contribution

AN - SCOPUS:85030084247

BT - Proceedings of the 1996 European Conference on Design and Test, EDTC 1996

PB - Association for Computing Machinery, Inc

ER -