A fast algorithm for the layout based electro-thermal simulation

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A new algorithm has been developed for the layout based direct electro-thermal simulation of integrated circuits. The advantage of the direct electro-thermal simulation over simulator coupling is, that very fast changes can also be considered, the drawback is that the thermal nodes are added to the number of nodes of the network to be simulated. The novelties of our method are the modeling and the solution of the thermal structure. This paper presents the algorithm of the time constant spectrum based FOSTER chain matrix thermal modeling, and the new algorithm of the coupled electro-thermal solution, where parts of the network, which represent the thermal behavior, are not computed in all steps of the iteration. This speeded up algorithm works both in the time-, and in the frequency domain. A simulation example demonstrates a typical application: the prediction of how the layout arrangement and the packaging of an analogue integrated circuit influence the electrical parameters.

Original languageEnglish
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Pages1032-1037
Number of pages6
DOIs
Publication statusPublished - 2003
EventDesign, Automation and Test in Europe Conference and Exhibition, DATE 2003 - Munich, Germany
Duration: Mar 3 2003Mar 7 2003

Other

OtherDesign, Automation and Test in Europe Conference and Exhibition, DATE 2003
CountryGermany
CityMunich
Period3/3/033/7/03

Fingerprint

Hot Temperature
Integrated circuits
Packaging
Simulators
Analog integrated circuits

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Rencz, M., Székely, V., & Poppe, A. (2003). A fast algorithm for the layout based electro-thermal simulation. In Proceedings -Design, Automation and Test in Europe, DATE (pp. 1032-1037). [1253740] https://doi.org/10.1109/DATE.2003.1253740

A fast algorithm for the layout based electro-thermal simulation. / Rencz, M.; Székely, V.; Poppe, A.

Proceedings -Design, Automation and Test in Europe, DATE. 2003. p. 1032-1037 1253740.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Rencz, M, Székely, V & Poppe, A 2003, A fast algorithm for the layout based electro-thermal simulation. in Proceedings -Design, Automation and Test in Europe, DATE., 1253740, pp. 1032-1037, Design, Automation and Test in Europe Conference and Exhibition, DATE 2003, Munich, Germany, 3/3/03. https://doi.org/10.1109/DATE.2003.1253740
Rencz M, Székely V, Poppe A. A fast algorithm for the layout based electro-thermal simulation. In Proceedings -Design, Automation and Test in Europe, DATE. 2003. p. 1032-1037. 1253740 https://doi.org/10.1109/DATE.2003.1253740
Rencz, M. ; Székely, V. ; Poppe, A. / A fast algorithm for the layout based electro-thermal simulation. Proceedings -Design, Automation and Test in Europe, DATE. 2003. pp. 1032-1037
@inproceedings{3b20ce53ac6444b1bd3dc39cf046f544,
title = "A fast algorithm for the layout based electro-thermal simulation",
abstract = "A new algorithm has been developed for the layout based direct electro-thermal simulation of integrated circuits. The advantage of the direct electro-thermal simulation over simulator coupling is, that very fast changes can also be considered, the drawback is that the thermal nodes are added to the number of nodes of the network to be simulated. The novelties of our method are the modeling and the solution of the thermal structure. This paper presents the algorithm of the time constant spectrum based FOSTER chain matrix thermal modeling, and the new algorithm of the coupled electro-thermal solution, where parts of the network, which represent the thermal behavior, are not computed in all steps of the iteration. This speeded up algorithm works both in the time-, and in the frequency domain. A simulation example demonstrates a typical application: the prediction of how the layout arrangement and the packaging of an analogue integrated circuit influence the electrical parameters.",
author = "M. Rencz and V. Sz{\'e}kely and A. Poppe",
year = "2003",
doi = "10.1109/DATE.2003.1253740",
language = "English",
pages = "1032--1037",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE",

}

TY - GEN

T1 - A fast algorithm for the layout based electro-thermal simulation

AU - Rencz, M.

AU - Székely, V.

AU - Poppe, A.

PY - 2003

Y1 - 2003

N2 - A new algorithm has been developed for the layout based direct electro-thermal simulation of integrated circuits. The advantage of the direct electro-thermal simulation over simulator coupling is, that very fast changes can also be considered, the drawback is that the thermal nodes are added to the number of nodes of the network to be simulated. The novelties of our method are the modeling and the solution of the thermal structure. This paper presents the algorithm of the time constant spectrum based FOSTER chain matrix thermal modeling, and the new algorithm of the coupled electro-thermal solution, where parts of the network, which represent the thermal behavior, are not computed in all steps of the iteration. This speeded up algorithm works both in the time-, and in the frequency domain. A simulation example demonstrates a typical application: the prediction of how the layout arrangement and the packaging of an analogue integrated circuit influence the electrical parameters.

AB - A new algorithm has been developed for the layout based direct electro-thermal simulation of integrated circuits. The advantage of the direct electro-thermal simulation over simulator coupling is, that very fast changes can also be considered, the drawback is that the thermal nodes are added to the number of nodes of the network to be simulated. The novelties of our method are the modeling and the solution of the thermal structure. This paper presents the algorithm of the time constant spectrum based FOSTER chain matrix thermal modeling, and the new algorithm of the coupled electro-thermal solution, where parts of the network, which represent the thermal behavior, are not computed in all steps of the iteration. This speeded up algorithm works both in the time-, and in the frequency domain. A simulation example demonstrates a typical application: the prediction of how the layout arrangement and the packaging of an analogue integrated circuit influence the electrical parameters.

UR - http://www.scopus.com/inward/record.url?scp=3843049413&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=3843049413&partnerID=8YFLogxK

U2 - 10.1109/DATE.2003.1253740

DO - 10.1109/DATE.2003.1253740

M3 - Conference contribution

AN - SCOPUS:3843049413

SP - 1032

EP - 1037

BT - Proceedings -Design, Automation and Test in Europe, DATE

ER -